INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99) Application Number 10750714 Filing Date 2003-12-31 First Named Inventor Gonzalez Art Unit 2181 Examiner Name Benjamin P. Geib Attorney Docket Number PA2683US

	U.S.PATENTS							
Examiner Initial*	Cite No	Patent Number	Kind Code ¹	Issue Date	Name of Patentee or Applicant of cited Document	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear		
	1	6467009		2002-10-15	Winegarden			
	2	6505241		2003-01-07	Pitts			
	3	6557092		2003-04-29	Callen			
	4	6633181		2003-10-14	Rupp			
	5	6698015		2004-02-24	Moberg			
	6	6721866		2004-04-13	Roussel			
	7	6721884		2004-04-13	De Oliveira Kastrup Pereira			
	8	6732354		2004-05-04	Ebeling			

Application Number		10750714	
Filing Date		2003-12-31	
First Named Inventor Gonza		alez	
Art Unit		2181	
Examiner Name Benja		min P. Geib	
Attorney Docket Number		PA2683US	

9	6744274	2004-06-01	Amold	
10	6795900	2004-09-21	Miller	
11	6799236	2004-09-28	Dice	
12	6817013	2004-11-09	Tabata	
13	6831690	2004-12-14	John	
14	6857110	2005-02-15	Rupp	
15	6874110	2005-03-29	Camarota	
16	6883084	2005-04-19	Donohoe	
17	6954845	2005-10-11	Arnold	
18	6963962	2005-11-08	Ramagopal	
19	6968544	2005-11-22	Schneider	

Application Number		10750714		
Filing Date		2003-12-31		
First Named Inventor Gonza		alez		
Art Unit		2181		
Examiner Name Benja		min P. Geib		
Attorney Docket Number		PA2683US		

20	6986127	2006-01-10	Newlin	
21	6996709	2006-02-07	Amold	
22	7000211	2006-02-14	Amold	
23	7007155	2006-02-28	Mohebbi	
24	7062520	2006-06-13	Rupp	
25	7086047	2006-08-01	Edwards	
26	7178062	2007-02-13	Dice	
27	7254142	2007-08-07	Hagsand	
28	7269616	2007-09-11	Rupp	
29	7350054	2008-03-25	Furuta	
30	7373642	2008-05-13	Williams	

Application Number		10750714	
Filing Date		2003-12-31	
First Named Inventor Gonza		alez	
Art Unit		2181	
Examiner Name Benja		min P. Geib	
Attorney Docket Number		PA2683US	

	31	7412684		2008-08-12		Gutberlet				
If you wis	h to ac	ld additional U.S. Pater	nt citatio	n inform	ation pl	ease click the	Add button.			
			U.S.P	ATENT	APPLIC	CATION PUBL	LICATIONS			
Examiner Initial*	Cite No	Publication Number	Kind Code ¹			Name of Patentee or Applicant of cited Document		Relev	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	
	1	20030097546		2003-05-22		Taylor	Taylor			
	2	20040193852		2004-09-30		Johnson	ohnson			
	3	20040208602		2004-10-21		Plante				
If you wis	h to ac	ld additional U.S. Publi	shed Ap	plication	citation	n information p	olease click the Add	d butto	on.	
				FOREIG	SN PAT	ENT DOCUM	ENTS			
Examiner Initial*	Cite No	Foreign Document Number ³	Country Code ² i		Kind Code ⁴	Publication Date	Name of Patentee Applicant of cited Document	e or	Pages,Columns,Lines where Relevant Passages or Relevant Figures Appear	T5
	1	0 507 507	EP			1992-07-10	American Telephone			
	2	0 668 659	EP			1995-08-23	Pilkington Germany			
	3	1 443 417	EP			2004-08-04	ST Microelectronics	\$		

Application Number		10750714	
Filing Date		2003-12-31	
First Named Inventor Gonza		alez	
Art Unit		2181	
Examiner Name Benja		min P. Geib	
Attorney Docket Number		PA2683US	

	4	152355	TW		2002-07-10	Adaptive Silicon, Inc.			
	5	152994	TW		2002-07-22	Adaptive Silicon, Inc.			
	6	168210	TW		2003-04-15	Adaptive Silicon, Inc.			
If you wish	h to ac	dd additional Foreign P	atent Document	citation	information pl	ease click the Add buttor	1		
			NON-PATE	NT LITE	RATURE DO	CUMENTS			
Examiner Initials*	Cite No	(book, magazine, jour	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc), date, pages(s), volume-issue number(s), publisher, city and/or country where published.						
	1	RUPP et al.; U.S. Patent Application No. 10/746,018, entitled "Architecture and Method for Reconfigurable Data Path Processing," filed Dec. 23, 2003.							
	2	BECHADE, R.A. et al., "Programmable Arithmetic/Logic Circuits," IBM Technical Disclosure Bulletin, U.S. IBM Corp., New York, Vol. 3, No. 11, April 1981, pp. 4870-4873, XP-000713711.							
	3	BORGATTI, MICHELE et al., "A Reconfigurable System featuring Dynamically Extensible Embedded Microprocessor, FPGA and Customisable I/O," 2002, IEEE Custom Integrated Circuits Conference, pp. 1-4.							
	4	CARRILLO et al.; "The Effect of Reconfigurable Units in Superscalar Processors," 2001; ACM							
	5	DEHON, ANDRE, "Transit Note #118 Notes on Coupling Processors with Reconfigurable Logic," M.I.T. Transit Project, Last Updated March 21, 1995.							
	6	DINIZ, et al., "Automatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines," 2000, IEEE, pp 91-100.							

Application Number		10750714	
Filing Date		2003-12-31	
First Named Inventor Gonza		alez	
Art Unit		2181	
Examiner Name Benja		min P. Geib	
Attorney Docket Number		PA2683US	

7	GONZALEZ, RICARDO E., "Xtensa: A Configurable and Extensible Processor," March-April 2000, IEEE Micro, pp 60-70.	
8	HENNESSY, JOHN L. and DAVID A. PATTERSON, "Computer Organization and Design: The Hardware/Software Interface," 1998, 2nd edition, Morgan Kaufmann Publishers, Inc., San Francisco, CA, p. 345.	
9	HWANG, KAI, "Advanced Computer Architecture: Parallelism, Scalability, Programmability," 1993, McGraw Hill, pp. 182-183.	
10	INTEL and HEWLETT-PACKARD, "IA-64 Application Instruction Set Architecture Guide," Revision 1.0, 1999, pp. C-1 through C-3.	
11	JACOB et al; "Memory Interfacing and Instruction Specification for Reconfigurable Processors," 1999; ACM.	
12	MIPS Technologies, Inc., "MIPS Extension for Digital Media with 3D," 1996, pp. 1-26.	
13	RAZDAN, RAHUL and MICHAEL D. SMITH, "A High-Performance Michroarchitecture with Hardware-Programmable Functional Units," November 1994, Proc. of MICRO-27, pp. 1-9.	
14	TANENBAUM, ANDREW S., "Modern Operating Systems," 2001, 2nd edition, Prentice Hall, New Jersey, p. 31.	
15	TAYLOR, MICHAEL BEDFORD, et al., "The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs," Microarchitecture, IEEE Micro, March-April 2002, pp 25-35.	
16	WAINGOLD, ELLIOT, et al., "Baring It All to Software: Raw Machines," Computer, September 1997, IEEE, pp 86-93.	
17	YE, Z.A. et al., "CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit," June 10-14, 2000, Proc. of the 27th International Symposium on Computer Architecture, pp. 225-235.	

Application Number		10750714		
Filing Date		2003-12-31		
First Named Inventor Gonza		alez		
Art Unit		2181		
Examiner Name Benja		min P. Geib		
Attorney Docket Number		PA2683US		

	18	http://	www.tensilica.com/products/xtensa_overview.htm Xtensa Process	sor Overview		
If you wish to add additional non-patent literature document citation information please click the Add button						
EXAMINER SIGNATURE						
Examiner Signature				Date Considered		
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through a citation if not in conformance and not considered. Include copy of this form with next communication to applicant.						
¹ See Kind Codes of USPTO Patent Documents at www.USPTO.GOV or MPEP 901.04. ² Enter office that issued the document, by the two-letter code (WIPO Standard ST.3). ³ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁴ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁵ Applicant is to place a check mark here if English language translation is attached.						